ABSTRACT In this paper, an absorptive balanced-to-balanced power divider is proposed. The new constraint rules at the central frequency are provided for the six-port mixed-mode S-parameters with only four elements being nonzero. Two equivalent three-port networks are deduced for the odd-and even-mode analysis. A microstrip prototype is developed to validate our design. The theoretical, simulated, and measured results all show good mixed-mode performance.
I. INTRODUCTION
Power divider [1] is an essential passive component for RF front-end systems. A balanced-to-balanced power divider can be used to design a fully-balanced RF front-end with fewer devices and lower insertion loss. Since the balancedto-balanced power dividers with good port isolation were proposed [2] , [3] , many balanced power dividers with different structures and function have been presented. Microstrip line [2] , [4] , substrate integrated waveguide (SIW) [3] , [5] , double-sided parallel-strip line (DSPSL) [6] , multiple layer structure [7] , and defected ground structure (DGS) [8] have been used to design balanced-to-balanced power divider. By using the new structures, new performance of wide operating band [6] , [9] , common-mode absorption [7] , filtering response [4] , arbitrary power ratio [10] , 1 to n way [11] have been realized for balanced-to-balanced power dividers. Recently, some balanced-to-single-ended (BTSE) or balanced-to-unbalanced power dividers [12] - [16] are also proposed, broadening the scope of research.
When |S ccAA |, |S ccBB | and |S ccCC |, i.e. the common-mode reflection are set to 1, as described in [2] , the constraint rules of the balanced-to-balanced power divider are easy to realize, or by adding a balun at each port and to dividing the characteristic impedances and resistances of the circuit by the factor of 2 [3] . However, when the common-mode noise induced by the common-mode reflection cannot be omitted, the constraint rules must be revised. The methods used in [2] and [3] cannot be directly used to design an absorptive balanced-to-balanced power divider. New methods and structures should be found to realize the new constraint rules. In [7] , two layers of substrates with middle common ground and some resistors were used to suppress the common mode noise arise from the reflection, where the fabrication cost was increased. And the common ground in the middle layer of PCB is not a good choice for heat sink if power devices are mounted on PCB.
In recent balanced circuit designs, some methods have been proposed to achieve absorption of common-mode reflection. The lumped elements, including L, C and R, are used to absorb common-mode transmission and reflection noises in common-mode suppression filter [17] , which almost do not affect the eye diagram quality of high speed data on differential lines. The mounted resistors are also applied to absorb common-mode reflection in wideband differentialmode bandpass filter [18] . From the previous works, it is found that the common-mode transmission and reflection cannot be suppressed by lossless components simultaneously. Lossy components must be used. Therefore, it is valuable to develop new method for the design of absorptive balancedto-balanced power divider.
In this paper, a microstrip circuit is proposed to implement the absorptive balanced-to-balanced power divider. First, the constraint rules are modified for the mixed-mode S-parameters of an absorptive balanced-to-balanced power divider at the central frequency. Secondly, the S-matrices of odd-and even-mode three-port networks are derived to fulfill the constraint rules. Then, a six-port circuit built up with ideal transmission lines and lumped resistors, can be proposed. An absorptive balanced-to-balanced power divider prototype is fabricated and measured to validate our design. The good performances of mixed-mode power division, port matching and isolation, are provided. The common-mode noises are successfully rejected and absorbed by our proposed balancedto-balanced power divider. 
II. CONSTRAINT RULES
A six-port network of balanced-to-balanced power divider is shown in Fig. 1 . It is a symmetric structure, suitable to load lossy elements on its symmetric plane for common-mode absorption. The balanced ports A, B and C are composed of the single-ended port pairs 1 and 4, 2 and 3, 6 and 5, respectively.
For the mixed mode parameters of an absorptive balancedto-balanced power divider, the constraint rules at central frequency are given by
where ''T '' means the transpose of matrix, the submatrices are 3 × 3 matrices of differential mode, common mode and mode conversions. In other words, the power divider should provide equal differential-mode power dividing and perfect port isolation, and no differential-mode power is reflected. It also provides perfect isolation for common-mode noise, and no common-mode noise is transmitted and reflected. And no common-mode noise is converted to differential mode while no differential-mode power is dissipated to common mode. Due to the symmetry of the structure shown in Fig. 1 , the even-and odd-mode half circuits are easy to be obtained. The even-and odd-mode scattering matrices [S e ] and [S o ] are just given by the submatrices for common and differential modes in (1b) and (1c), respectively. If a six-port circuit with such even-and odd-mode scattering matrices is found, the absorptive balanced-to-balanced power divider can be realized.
III. IDEAL CIRCUIT MODEL OF AN ABSORPTIVE BALANCED-TO-BALANCED POWER DIVIDER
One circuit which satisfies above constraint rules is shown in Fig. 2 . It is constructed by some sections of transmission lines and coupled lines, together with five resistors located in the vertical symmetric plane, where all the line sections are with the electrical length θ = π/2 at the central frequency f 0 . The branch Z 8 − R 1 − Z 8 between ports 1 and 4 is crossover with the two branches Z 4 − R 5 − Z 4 , which can be realized by two air bridges for a single-layer circuit. The even-mode half circuit model is shown in Fig. 3(a) , which is a three-port network with each port matched to Z 0 . The image impedance [19] of coupled line in Fig. 3 is written by
At the central frequency f 0 with θ = π/2, we have Z I 1 = 0 and Z I 2 = ∞, which mean the coupled line observed from the left and right sides are equivalent to the short-circuited and open-circuited cases, respectively. The equivalent shorted and opened points have been marked in Fig. 3(a) with red color. Then, the even-mode circuit can be divided into three separated single port circuits, also shown in satisfied, we have [S e ] = 0 at f 0 .
The odd-mode circuit model is shown in Fig. 3 (b) which can be regarded as a modified Gysel power divider [20] as shown in Fig. 4 . The image impedance of coupled line in Fig. 4 is written by
At f 0 , it operates like a quarter wavelength inverter.
Since it is a symmetric structure, the odd-/even-mode analysis can be applied again to simplify the half circuit to a two-port network. If the following equations are satisfied, [S o ] will be equal to (1b).
The values of Z 5 and Z 6 can be selected arbitrarily. Therefore, the constraint rules are indicated in Section II all satisfied at f 0 .
From (3) and (5), it is seen that there are parameters provided for design freedom. The design procedure can be concluded as follows.
Step 1: For the common mode absorption, the values of Z 3 and Z 8 are calculated by (3b) and (3a), respectively, with the given Z 0 , R 1 = R 2 and R 3 . For example, if Z 0 = 50 and R 1 = R 2 = R 3 = 100 , we have Z 3 = Z 8 = 100 .
Step 2: Considering the realizability of coupled lines, the proper values of Z e and Z o can be preset. Then, Z I is obtained by (4) . The values of Z 1 and Z 2 are then determined by (5a) with a design freedom. For example, if Z e = 98 and Z o = 47 , we have Z I = 181 . For convenience, we set Z 1 = Z 2 and obtain the value of 113 .
Step 3: For convenience of design, we set R 4 = R 5 = 200 and Z 7 = Z 9 = 100 , then the value of Z 4 is calculated to be 128 by (5b) and (5c). On the other hand, the two resistor-terminated stubs of Z 7 and Z 9 in Fig. 4(a) are equivalent to two shunted elements with the conductance given by (5b) and (5c). Since the transmission line of Z 5 is a half wavelength at f 0 , they can be merged to one stub, as shown in Fig. 4(b) . And the resistance should be updated to
Then, only one shunted stub is required in the odd-mode equivalent circuit. Here, the value of R 6 is chosen to 400 .
Step 4: Both the electrical lengths of transmission line sections Z 5 and Z 6 are π at f 0 . Their characteristic impedance can be chosen to 100 , which does not affect the matching and isolation performance at the central frequency.
With the above characteristic impedances and resistances, the theoretical results of mixed-mode S-parameters of the proposed power divider are obtained and shown in Fig. 5 . Since the balanced ports B and C are symmetric to each other, some curves are omitted here. All the mixed-mode S-parameters not shown in Fig. 8 are theoretically equal to 0 within the whole frequency range, due to the ideal symmetry of the structure. As shown in Fig. 5 , the differential-mode transmission coefficient reaches the maximum of |S ddAB | = 
IV. RESULTS AND DISCUSSION
To realize 2θ 6 (180 • at central frequency) phase shifter with character impedance equal to Z 6 in compact size as shown in Fig. 2 , we use a coupled microstrip line and a microstrip line to replace it as redrawn in Fig. 6 . Based on the equivalence between the models in Fig.6(a) and (b) , the following equations have been satisfied,
From the design procedure and (7) we design a balancedto-balanced power divider as shown in Fig.7 fabricated on a Taconic RF-35 substrate with the relative permittivity of ε r = 3.5, the loss tangent of tan δ = 0.0018 and the thicknesses of h = 1 mm. Its critical dimensions are L = 110mm, W = 50mm, W 0 = 2.2452 mm,
.732 mm, L eo = 24.56 mm, and
The diameter of all metalized via holes is set to 1mm, the gap width between metalized via [18] , the common-to-differential mode conversion matrix is the transpose of the differentialto-common mode conversion matrix. So, we only give S dc -parameters.
At the central frequency f 0 = 2.0 GHz, the simulated differential-mode transmission coefficients of two outputs are |S ddAB | = −3.49 dB and |S ddAC | = −3.43 dB, while the differential-mode port isolation is 24.32 dB. The −15dB bandwidth of differential-mode reflections are from 1.90 to 2.01 GHz, i.e. 5.3%. Within the operating band, the common-mode reflections of |S ccAA | and |S ccBB | are better than -21.3dB. The other common-mode and mode conversion parameters are all below −20 dB within a very wide frequency band from 1 to 3 GHz, as shown in Figs. 8(b) to 8(d) .
At f 0 , the measured differential-mode transmission coefficients of two outputs are −3.53 and = −3.48 dB. The differential-mode port isolation is 21.47 dB. The −15dB bandwidth of differential-mode reflections are from 1.96 to 2.07 GHz, about 60 MHz shifted to higher Reasonable agreement is achieved among the theoretical, simulated and measured results. Both the simulated and measured performances are some degraded when compared with the theoretical results, which is mainly due to the discontinuities and the difference of phase velocities between the even and odd modes of coupled lines. The deviation between the simulated and measured results is mainly caused by the tolerance of dielectric constant and fabricated dimensions. The performance of our proposed absorptive balanced-tobalanced power divider is compared with that of the previous VOLUME 6, 2018 counterparts, as summarized in Table 1 . It is seen that only the balanced-to-balanced power dividers in this work and [7] can absorb all the in-band common-mode noises. Further, our design is with a single-layer substrate and four surface mounted resistors fewer than the resistors number in the configuration in [7] .
V. CONCLUSION
The proposed absorptive balanced-to-balanced power divider can suppress the common-mode reflective noises successfully. The six-port component is developed by making the odd-and even-mode three-port half circuits satisfy the derived constraint rules of mixed-mode S-parameters. The fabricated prototype is with a single-layer microstrip configuration and four surface-mounted resistors. Good agreement is obtained among the theoretical, simulated and measured results. It is expected that the proposed balanced-to-balanced power divider will be valuable in the design of fullybalanced RF front-ends with better immunity to noises and interferences.
